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7. ImRODUCTION - VOLUME I1 
In  Volume I, the  authors have s ta ted  the  general objectives of zhe task 
7 ero- of t h i s  contract by l i s t i n g  the  manufacturers and users of LSI ml 
c i r cu i t s  and the  available t e s t  equipent .  In  addition, Volume I 
discusses t e s t  philosophies, t e s t  vehicles, and the  evaluation of LSI 
e l e c t r i c a l  parameters. I n  Volume 11, the  authors have extracted infoma-  
t i o n  from Volume I and, i n  combination with t h e i r  rec-endations, have 
organized the  mater ial  so tha t  it may serve as  a guideline f o r  the testing 
of high r e l i a b i l i t y  LSI devices. 
8. 'FJP,FER I;EVEL ELECTRICAL TESTING 
The technique of employing t e s t  vehicles ( t e s t  elements) on the  wafer 
allows the verif icat ion of process control as the wafer level .  The 
t e s t  vehicle can e i the r  be a par t  of the  device mask o r  a separate mask 
exposed a t  specified locations on the  wafer. The makeup of the t e s t  
vehicle may range from a simple t r ans i s to r  t o  an en t i r e  c i r cu i t ,  Wafer- 
l eve l  t e s t ing  can involve severe handling problems and, i n  fact ,  t h i s  
i s  where a s ignif icant  amount of infant  a t t r i t i o n  occurs. Xowever, 
t e s t ing  at this l e v e l  i s  very important since one would rather  discover 
device defects and process problems a t  t h i s  l e v e l  ra ther  than a t  f i n a l  
assembly a f t e r  s ignif icant  monetary value has been added t o  the  device 
and several l o t s  have been processed. Process monitoring of the wafer 
should include key parameters such as  r e s i s t iv i ty ,  oxide thickness 
(MOS) metalization, thresholds, leakage, and breakdown. Capacitance- 
Voltage (CV) variat ion plotted over temperature i s  also helpful i n  
process monitoring. Desirable a s  it would be, t i gh t  process control 
and/or intensive visual  inspection are  not subst i tutes  f o r  e l ec t r i ca l  
tes t ing.  (e.g., a high l e v e l  of process automation. ) This intensive 
e l e c t r i c a l  t e s t ing  a t  t he  wafer l eve l  w i l l  increase infant  mortali ty,  
but w i l l  allow a t t r i t i o n  t o  occur at the most desirable leve l ,  a t  the 
prepackaged stage of fabrication. High speed f'unctional tes t ing  on the 
wafer may present same problem and therefore the  LSI t e s t ing  unit  must 
minimize lead wire capacitance problems through judicious mechanical 
design. High r e l i a b i l i t y  applications w i l l  mandate early detection of' 
po+,entially defective LSI devices. 
LSI wafer l e v e l  t e s t i n g  f o r  MOS and b ipo la r  devices should be implemented 
at ambient (25 '~)  temperature and 125'~. A moderate speed f u n c t i o n d  
t e s t  (e .  g., 50% of f max) shoirld be made t o  v e r i f y  func t iona l i ty ,  This 
t e s t i n g  should be performed at  worst caso combinations of supply, clock, 
input  l eve l s ,  and temperature ( 2 5 ' ~  t o  2 2 5 O c ) .  
Parameter t e s t i n g  of b ipo la r  devices at  t h e  wafer l e v e l  can be performed 
a t  ambient temperature (25 '~)  and should include: 
e Power d ra in  
e Breakdown vol tages  
s Metal con t inu i ty  
9 Res i s t i v i t y  
Parametric t e s t i n g  of MOS devices should include, a s  a minimum: 
e !Threshold Voltage 
s Field  Threshold Voltage 
e ON Resistance 
a Drajn Breakdown Voltage 
Sheet Res i s t i v i t y  
a Oxide Rupture Voltage 
s Metal Continuity 
U t i l i z a t i on  of t e s t  vehic les  on chip t h a t  provide t h e  above-mentioned 
parametric information i s  recamended. Readers a r e  re fe r red  t o  
Chapter 5 (volume I) f o r  a more de t a i l ed  discussion of t e s t  vehic le  
applications.  
9. PACKAGE- LFVEL TESTING -mTCTIOT;iAL TEST REQUIFENEIDS 
9.1 Functional Testing 
Functional and parametric t e s t i n g  comprise t h e  two general  areas  of LSI  
t e s t i ng .  These areas  a r e  f 'urther divided i n t o  wafer and package l e v e l  
t e s t i ng ,  temperature t e s t i ng ,  and high-and low-speed t e s t i ng .  LXI 
e l e c t r i c a l  t e s t i n g  i s  a pa r t i cu l a r l y  problem-ridden a rea  due t o  high 
chip  cconplexities, l imi ted  i n t e r n a l  chip  access, a p ro l i f e r a t i on  of c u s t m  
log ic ,  mixtures of sequential, and combination logic ,  t h e  continual  evolution of 
new technologies (e.g,,  CMOS, Field Shield, ion  implantation, s i l i c o n  gate,  e t c . )  
and l ack  of uniformity throughout t h e  industry  i n  t e s t i n g  of LSI devices, 
Functional t e s t i n g  of LSI microcircui ts  comprises t h e  generation of spec i f i c  
t e s t  pa t te rns  which, when applied t o  t h e  input terminals,  w i l l  y ie ld  
information ind ica t ing  t h e  presence o r  absence of f a u l t s  i n  t h e  device. 
These t e s t s  rout ines  a r e  general ly  c l a s s i f i e d  a s  e i t h e r  faul t -diagnosis  
o r  faul t -detect ion routines.  Fault diagnosis includes t h e  loca t ion  and 
determination of  t h e  fault, while fault detect ion is,  i n  general,  t h e  
ve r i f i c a t i on  of t h e  Boolem- response of t h e  device. Asswnptions usual ly  
made i n  f'unctional t e s t i n g  include t h e  following: 
e Faul ts  can only occur one a t  a. time 
e Faul ts  a r e  s t a t i c ,  not in te rmi t ten t  (i. e., s tuck a t  1, o r  stuck 
at 0 )  
s Logic i s  non-redundant 
Functional t e s t i n g  i s  a l s o  categorized according t o  t h e  type of Logic 
t o  be t es ted .  The l o g i c  type i s  e i t h e r  combinational, o r  sequent ia l ,  
Combinational l o g i c  networks respond t o  each input  pa t te rn  independently 
of t h e  previous input.  Sequential l og i c  networks respond according t o  
t h e i r  present s t a t e  and the  incoming input pattern.  As a resu l t ,  
sequential. l og i c  t e s t i n g  i s  more complicated than combination testing. 
Sequential t e s t  routines,  however, oPten include a capabi l i ty  f o r  t e s t i ng  
combinational logic .  
9.2 Functional Testing Algorithms* 
It i s  wel l  known t h a t  t h e  appl icat ion of all possible combinations of 
input  pat terns  t o  a device f o r  functional t e s t i n g  i s  not a t  aU. practical., 
par t icu la r ly  with complex devices. Additionally, i n  a s  much a s  most LSI 
microcircuits  a r e  usually pin-limited, it i s  often impractical, i f  not 
impossible t o  provide su f f i c i en t  external. t e s t  points f o r  monitoring the 
performance of i n t e rna l  c i r c u i t  elements. The s ingular  prohibi t ive  fac tor  
i n  t h i s  exhaustive t e s t i n g  concept i s  time. As a r e su l t ,  algorithms 
have been developed out l ining more e f f i c i en t  t e s t  approaches t h a t  will 
suf f ic ien t ly  exercise a device. Some of these algorithms a re  discussed 
i n  t he  following paragraphs. 
9.2.1 Cmbinator ia l  Logic 
(a)  The Truth Table Method-N single  f a u l t s  are itemized fo r  
a par t icu la r  c i r c u i t  and input pa t te rns  are selected 
f o r  e i t h e r  diagnosing o r  detecting these faults---N + 1 
t r u t h  t ab l e s  are  then generated (one f o r  the  good c i r c u i t  
and the  remainder f o r  the  c i r c u i t  under each single fault 
condition) .The t e s t  se lec t ion  process becomes t h a t  o f  a 
comparison of the  various t r u t h  tab les .  
*Develo-pfien'i;s i n  L, S ,I. - ik:otorola Semiconductors, Inc. 
(b) The Method by Complexxents-Let G be the  function f o r  the  
good c i r cu i t  a . ~ d  F be the  function f o r  the  c i r cu i t  -&th a 
s ingle  f au l t .  Then t h e  se t  of all t e s t s  t o  detect the  given 
f a u l t  can be found from GF and GF. As an algebraic example, 
- 
consider tha t  G = AB and F = A + B. Then GF = BA + XB and 
- 
GF = 0. Frm 3 we see tha t  two t e s t s  a re  possible: 
A = 1, B = 0, o r  A = 0, B = 1. This method can be an 
improvement over the  t r u t h  t ab le  method. However, the Poma- 
t i o n  of the  intersect ions GF and GF can be a sizable problem. 
( c )  The D-Algorithm-Two underlying steps are involved i n  t h i s  
algorithm. F i r s t ,  having selected a f au l t  i n  the net, an 
attempt i s  made t o  form a connected chain of the so-called 
D-coordinates t o  an output of the c i r cu i t .  This determines 
whether the e f f ec t  of the selected f au l t  could be observed 
at the output, Then a consistency operation i s  employed 
i n  an attempt t o  develop an input pat tern f o r  the c i r cu i t  
which %rill account f o r  the  values s e t  on the l i n e s  duricg 
t h e  f i r s t  step. A companion algorithm, TEST-DETECT, a l so  
uses the  D-notation and serves a s  a kind of a converse of  
the  D-algorithm. The TEST-DETECT algorithm finds the se t  of  
all fa i lu res  detected by a given t e s t .  
(d) Tracing-A fa i lu re  a t  a given point i n  t he  c i r c u i t  is agsl-n 
assumed. The algorithm involves t rac ing  forward from 
t h i s  point t o  an output and assigning log ica l  values or! the  lines 
during the process so t h a t  the  occurrence of the f3,~iil; w i l l  
be detected a t  an output. The procedure e n t a i l s  'backin? 
up" i f  l og ica l  impossibi l i t ies  are encountered. ;ken sn 
output t h a t  i s  sens i t ive  t o  the f a u l t  i s  found, the  t rac ing  
proceeds bachwards from the  locat ion of the  f a u l t  t o  the  
c i r c u i t  inputs i n  an attempt t o  e s t ab l i sh  the  read-i-ed i i n e  
s ignals  which were assigned i n  t rac ing  t o  the output, APLer 
the  necessary input s ignals  have been determined, simulation 
i s  employed t o  ve r i fy  t h a t  t he  chosen t e s t  i s  a t r u e  t e s t  
f o r  the  assumed f a u l t .  I 
(e ) Amstrong ' s Fquivalant 3Tornal Form-This approach involves 
sens i t i z ing  a path through the  c i r c u i t  so t h a t  a f a u l t  alcng 
the  path w i l l  be detected a t  t he  output. This method re ta ins  
the path iden t i t y  by means of a s e r i e s  of subscripts on the 
input var iable  appearing i n  the  equivalent normal f o m  
(ENF). Each input variable may appear a number of times 
i n  the  ENF possibly with different  su%scripts, each tke 
corresponding t o  d i f fe ren t  paths through the  net. Thus i f  
X i s  an input variable, then 3 5 7  i d e n t i f i e s  t he  path from 
input X on gate  2 through gates  5 and 7 t o  t he  output, 
Similarly, 368 denotes the  path from input X on gate  2 
t h r o u g h g a t e s 6  a n d 8 t o t h e o u t p u t .  I n t h i s p r o c e d u r e ,  
X257 a.nd %68 a re  considered as  two d i f f e r en t  ' i l i t e rds" .  
It proves t h a t  a t e s t  devised f o r  a l i t e r a  appearance 
i n  t h e  DVF sens i t i zes  the  path i n  t he   origin^ net associated 
60 
with t h a t  l i t e r a l  apperance. Since the ENF i s  a sum-of- 
products expression, devising a t e s t  fo r  a l i te ra l .  appearance 
i s  re la t ive ly  straightforward. This algorithm leads i;o 
t e s t s  which detect large numbers of f au l t s .  The procedure 
may, however, became cumbersome when there i s  a la rge  number 
of paths through the  net. 
9.2.2 Sequential Logic 
(a) Straight Simulation-The N f a u l t s  t o  be tested are selected 
and a t e s t ,  consisting of a sequence of input combinations, 
i s  derived by manual or other means. Presumably,the t e s t  
e i the r  controls ( rese ts )  o r  determines the s t a t e  of the 
c i r c u i t  as mentioned above. Then,the system i s  si;ndated 
once i n  i t s  correct s t a t e  and N other times t o  account Ibr 
each f a u l t  individually. The t e s t  i s  applied t o  the N i- I 
simulated c i r cu i t s  and f au l t s  detected by the t e s t  are iden- 
t i f i e d .  I f  there  are any f a u l t s  t h a t  are undetected a t  the 
end of the t e s t ,  changes are made i n  the t e s t  t o  attempt t o  
correct these omissions. Present day simulations invol7y-e 
sophisticated programs on a d i g i t a l  computer where techniques 
such as  "paral le l  e r ro r  simulationT' achieve a marked reduction 
i n  computer time. 
(b ) State -Diagram Technique - Efnploys a d i ~ t i ~ i s h i ~ 3  sequence 
(IS) t o  check t rans i t ions  between s t a t e s  i n  sequential 
machines. I f  a sequential machine has N s t a t e s ,  then an 
input sequence i s  a DS i f  it yields  N different  o ~ ~ t p u t  
sequences depending on the i n i t i a l  s t a t e s .  
I n  these s t a t e  -diagram techniques the t e s t  procedure consists 
of the following steps: 
(1) Check the  i n i t i a l  s t a t e  by using the DS. 
( 2 )  Apply an input which causes the c i r c u i t  t o  change s t a t e ,  
(3) Check the  t rans i t ion  made i n  s tep 2 by using the DX, 
(4) Repeat steps 2 and 3 u n t i l  a l l  s t a t e  t rans i t ions  have 
been checked. 
An advantage of the state-diagram technique i s  that. f a u l t s  
do not have t o  22 ei~afierated, i.e., ass-med by the 2lagms- 
t i c i an .  A disadvantage i s  the often excessive length of the 
t e s t  sequence. 
(c) The Scan Technique-The SCAN concept i s  used i n  Fault 
Location Technology (FLT) developed fo r  the IBM ~ ~ s t e r r , / 3 6 0 ,  
Extra inputs and outputs are added t o  the sequential c i r cu i t  
so tha t  data can be scanned into the storage elements of the 
c i r c u i t  with the  r e su l t  t ha t  all s t a t e s  are  known. The t e s t  
i s  then applied and the r e su l t s  are  waned out f o r  anaLysis. 
The FLT approach employs both the t racing and SCAN techniques, 
The disadvantage of the SCAN approach i s  tha t  it i s  not very 
sui table  f o r  pin-limited packages. 
(d) The Seshu Approach-In the Seshu approach, each single 
f a u l t  i s  assumed t o  transform the given c i r cu i t  i n to  
another c i r c u i t .  Thus, f o r  N f au l t s ,  we have N +. 1 different  
c i r cu i t s  where the 1 accounts f o r  the good c i r c u i t ,  The 
assumption i s  also made tha t  the feedback l i n e s  can be reset  
momentarily t o  a known i n i t i a l  s t a t e ,  even under f a i lu re  
conditions. An input pat tern i s  applied t o  the  N + 1 
c i r c u i t s  (through simulation on a computer) and, on the 
basis  of the output, the N + 1 c i r c u i t s  are par t i t ioned 
in to  equivalence classes where each member of a given 
c lass  has the same output f o r  the given input pat tern,  
Then,one of the equivalence classes i s  fur ther  par t i t ioned 
by another input pattern.  A l l  equivalence classes are 
eventually parti t ioned as f a r  as possible i n  th; - S  manner, 
The procedure employs loca l  optimization a t  each step, 
t ha t  is,  the e f f ec t s  of a l l  possible input patterns whieb 
d i f f e r  i n  one b i t  posit ion from the previous applied Lnput 
pat tern are simulated,and the  actual  choice of which input 
i s  t o  be used t o  pa r t i t i on  the equivalence c lass  i s  based 
on whether detection o r  diagnosis i s  desired. Other s t ra teg ies  
are also employed i.n the select ion of the next input. 
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Testing sequences can be cambinations of all 1 ' s  followed by ail 0's 
o r  a l t e r n a t e  1 ' s  and 0 ' s  (checker board) o r  some other  va r i a t i on  of 
binary elements. I n  funct ional  t e s t i ng ,  it i s  des i rab le  t o  have a 
t e s t  system t h a t  p e m i t s  a var iab le  a l loca t ion  of input and ~'a'i;pt 
p ins  and which a l s o  possesses t h e  capab i l i ty  of changing all inpuzs at 
once. This allows t e s t i n g  f l e x i b i l i t y  from device t o  device and p e m i t s  
t e s t i n g  of various I/O p in  configurations with maximum binary exercising,  
The length  and configuration of da ta  pa t te rns  depends on t h e  type of 
device t o  be t es ted .  I n  general,  t h e  various LSI devices f a l l  under 
t h e  c l a s s i f i c a t i ons  of Random Access Memory (RAM), Read Only Mmom 
(ROM), S h i f t  Registers, and Logic Arrays. 
N ROMS require  a pa t t e rn  depth of 2 , a s  a minimum, where N i s  t h e  number 
of  address l i n e s .  WYS require  r e l a t i v e l y  long, ye t  simple da ta  pa-kterns 
(e.g., wr i te  l ' s ,  wr i t e  O's, wr i te  checkerboard) and it may be d e s i r a ~ l e  
t o  use self-generating pa t te rn  techniques t o  produce the  l a r g e  words 
required. The t e s t i n g  of Sh i f t  Registers requires  propagaticg a l og i c  
1 through all ex is t ing  l og i c  0 s tages  and v i ce  versa. Random log i c  ai-ra,ys 
require  t h e  generation of spec ia l  complex pat terns .  The following 
general  recommendations a r e  made f o r  package l e v e l  funct ional  t e s t i n g ,  
B Functional t e s t i n g  a t  t h e  p c k a g e  l e v e l  should be performed 
at temperature extremes ( -55 '~  t o  125 '~)  
e Functional t e s t i n g  should be performed at high and low speed 
( fmax a d  fmin) 
o Data pa t t e rn  lenghts  should be at  l e a s t  equivalent t o  the  
device length  ( i . e . ,  512 X 1 device requires  a rni~imwn Lest 
word leng th  of  512 b i t s )  
a Functional t e s t i n g  should be performed at worst case eombina- 
t ions  of supply, clock, input l eve l s ,  and temperature 
( -55 '~  t o  125 '~) .  
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10, PACEAGE LEVEL TESTING-PARAMETRIC TEST REQUImlENTS 
10 .1  General_ Discussion 
How does one dete-mine t h e  qua l i t y  of LSI c i r c u i t s ?  Unfortuxately, 
t he r e  i s  no simple way of answering t h i s  question without resor t ing  t o  
rigorous process controls  and t e s t i n g  i n  t h e  evaluation of t h e i r  e l e c t r i c a l  
parameters and funct  i ona l  performance . Due t o  inherent complexity 
of modern LSI devices, exhaustive t e s t i n g  of a l l  flrnct ional  pa rm~e te r s  
may require  severa l  months t o  complete, even if  t h e  duration of each 
t e s t  i s  reduced t o  a s  l i t t l e  as  1 0  microseconds or  l e s s .  Therefore, t h e  
establishment of a meaningful and p r a c t i c a l  t e s t i n g  procedure which i s  
economically f ea s ib l e  and which does not jeopardize -the qua l i t y  of high- 
r e l i a b i l i t y  devices i s  of utmost importance. 
The purpose of t h i s  chapter i s  t o  e s t ab l i sh  some guidel ines  t o  ident i fy  
s ens i t i ve  areas  of functiona.1 and re l i ah i l5 - ty  t.estirig i n  order  t o  
esta,blish t h e  minimum t e s t  procedures required i n  formulating qual-i?; y 
standards f o r  LSI microcircuits .  Of t h e  multitude of ex i s t ing  r e l i a b i l i t y  
ind ica tors ,  only a few e l e c t r i c a l  parameters qual i fy  t o  serve a s  s ignif ieanc 
performance indicators .  These include various threshold voltage and 
input-output leakage parameters. It i s  o r ten  found t h a t  f o r  a given 
fai l iare symptom, t h e  parameters which r e f l e c t  such a s i t ua t i on  m y  be 
d i ss imi la r  f o r  MOS and b ipo la r  devices. For example, a given t n e  of 
device contamination may degrade t h e  threshold vol tage performance i n  an 
MOS device while t h e  same contanination can degrade t h e  ga in  character-  
i s t i c s  i n  a b ipolar  device: such p e c u l i a r i t i e s  i n  MOS vs  b ipo la r  device 
performance f o r  a given f a i l u r e  mechanism necess i t a tes  t h e  s t r ingen t  
monitorjng of input and output l eve l s  t o  detect  t h i s  type of beha-vior, 
10.2 Parametric Testing-DC and AC 
Elec t r ica l  paraxeter res t ing  of LSI devices f a l l  i n t o  two general 
categories:  DC o r  s t a t i c  parameter measurements, and AC o r  switching 
cha rac t e r i s t i c  measurements. Parametric t e s t  r e l a t e  d i r ec t ly  t o  
process ve r i f i ca t ion  and a s  a r e su l t  a r e  a mandatory par t  of LSI deviee 
tes t ing .  Test time f o r  individual parameters i s  much longer than 
functional t e s t  time. This i s  due t o  the  setup time required f o r  each 
parameter along with proper sequencing of current and voltage measure- 
ment s. 
Measurement of device parameters a t  temperature e x t r e ~ e s  i s  a s ignif icant  
problem pa r t i cu l a r ly  f o r  switching-time-type measurements where t e s t  
f ix tur ing  d i f f i c u l t i e s  can compound the  problem of temperature tes t ing .  
Evaluation of the  temperature performance of a device should therefore 
be accamplished a s  e f f i c i e n t l y  a s  possible, measuring only those parmeters  
which y ie ld  s ign i f ican t  temperature response information. C o l m  C of 
t h e  Tables i n  Section 6 (volume I) show t h e  r e l a t i ve  temperature s ens i t i v i t y  
of  MOS and Bipolar device parameters f o r  several  types of devices. 
The extent of AC t e s t i n g  should be re la ted  t o  t he  intended u t i l i z a t i o n  
of t he  device. Switching charac te r i s t ics  of devices should be ver i f ied  
a t  a s  close t o  t h e  designed operating speed a s  practicable.  Charaeteriza- 
t i o n  of c i r c u i t  parameters is,  a t  best, a compromise of proper t e s t i ng  
procedures. For very h igh- re l tab i l i ty  applications,  ne i ther  bipolar  no 
MOS LSI processing technology i s  su f f i c i en t ly  controlled t o  a l l o ~ .  ambient 
temperature character izat ion of DC parameters o r  low speed charaeter- 
i za t ion  of dynamic parameters, t o  preclude ac tua l  t e s t i ng  of the  deviee 
under temperature o r  speed extremes. 
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Based on t h e  foregoing discussion and on t h e  thorough evaluation ~f the 
r e s u l t s  of surveys, a number of t h e  most c r i t i c a l  parameters ba-re been 
se lected f o r  t h e  Pmct iona l  and r e l i a b i l i t y  evaluation of t h e  following 
fou r  bas ic  LSI device categor ies :  
S t a t i c  Sh i r t  Regis ters  
s Dynamic Sh i f t  Regis ters  
e Random Access Memories 
s Read-Only Memories 
Since these  minimum-required t e s t s  a r e  f o r  h igh - r e l i ab i l i t y  devices 
(c lass  A, MIL-STD-883 and higher) ,  t h e  authors believe t h a t  100% 
package t e s t i n g  a t  f u l l  temperature extremes should be mandatory, The 
acceptable deviations of various parameter values g r ea t l y  depend both on 
t h e  c i r c u i t  type and technology employed. For t h i s  reason, it would not 
be p r a c t i c a l  t c  a&ere t o  spec i f i c  v a y i a t i o ~ ~ s  from monimal values for all  
parameters under t e s t .  In order t o  appr ise  t h e  reader,  however, a s  t o  
t h e  nature  of t h i s  problem, we have indicated i n  a few cases, allowable 
deviations from t h e  nominal paramet e r  values . 
Tables 10-1 through 10-7 summarize t h e  discussion on parametric t e s t i ng ,  
6 8 
TABLE 10-1. IvIOS S t a t i c  Sh i r t  Registers-Package Test 
-- 
Input l og i c  0,  l og i c  1 - Input Leakage Currents - 
under worst case input condi- all inputs  ( including clock) 
t ions : degrade t h e  pulse width and supply leads  at 20 v o l t s  o r  
and amplitude by 50%. Vse maxi- higher at  elevated t emperah res , 
delay between clock pulses A 100% change up t o  1 p A  i s  a ~ c e p t a ~ b l e .  
( %in)  . Check l og i c  a t  maximum 
r e p e t i t i o n  r a t e  (%ax.) Output Leakage Currents - b1m:immn 
degradation not more than 25%- 
Output log ic  0, l og i c  1- 
under maximum load at  f min and Input l og i c  0. 
Input l og i c  1-maximum deviation 
Clock Propagation Delay. 
Repet it ion Rate . Power Drain-maximu? changes -30% 
Maximum Supply Current. 
Output 0 and 1 Voltages -maximum 
TABLE 10-2. 140s Dynamic Shif i  Registers- Package Test 
FUNCTIONAL PEF.FORNMCE 
PARATCETP,S 
Inputs l og i c  0,  log ic  1 - 
under worst case input condi- 
t i o n s :  degrade t h e  pulse  width 
and amplitude by 50%. Use maxi- 
mum delay between clock pulses  
(f'min). Check l og i c  a t  maximum 
repet  it ion  ( fmax) . 
I Output log ic  0, l og i c  1 - under maximum load a t  f m i n  and 
f max. Check t h e  l e v e l s  ( fo r  
b ipolar  only) 
Clock Pulse Width. 
I Clock Repeti t ion Rate. 
Data Write (set-up) Time. 
I Data-to-Clock Hold Time. 
Maximum Supply Current . 
Access Time-distribution of 
access time should be t i g h t  f o r  
a given l o t  : over 50% v i t h i n  
+lo% deviat ion from a nominal 
- 
maximum value. 
$ RELIABILITY PERFOmCE I 
Input Leakage Current s - 
a l l  inputs  ( including clock) 
and supply leads  a t  20v or higher at 
elevated temperatures. A 100% chmge 
up t o  1 i s  acceptable. 
Output Leakage Current -rnaxj-mam 
degradat ion not more than  55%- 
Input l og i c  0 - maximum deviation 
+O. 5v f o r  standard p - c h a ~ n e l  devices, 
- 
Input l og i c  1-maximum deviation 
6 . 5 ~  f o r  standard p-channel devices, 
- 
Output 0 and 1 Voltages - maxtmm 
degradation - +20%. 
Total  Power Drain --maximv?n changes 
-30% at +125OC. 
Clock Amplitude -at worst case 
loading conditions. 
Output Short Circui t  Current ( fo r  
b ipolar  only)-per MIL-ST= 
Minimum Repet it ion  Rate C v e ~  %rr?eratu r e  
Power Dissipation 7rs. Temperattul-e - 
A,-, - 
- 
normally double going frorn # r > ' ; ~  t o
TABLE 10-3. MGS Random Access Memories- Package Test 
A l l  inputs l og i c  0: l og i c  1- Input Leakqe  Currents - 
under worst case input condi- a l l  inputs  ( including clock) 
t i o n s  : degrade t h e  pulse wLdth and supply leads  a t  20v or  hig5er a t  
and amplitude by 50%. Use maxi- elevated temperatures . A 100% change 
mum delay between clock pulses up t o  1 PA i s  acceptable, 
(f min). Check l og i c  a t  maximum 
repe t  it ion r a t e  ( fhax) . Output Lea,kage Current s -maxL-nm 
degradation not more than  25%. 
All outputs l og i c  0, l og i c  1- 
under maximum load at  fh in  Input Logic 0. 
Input Logic 1 ( ~ h r e s h o l d  Voltaze ) - 
Read-Writ e Cycle Time - aaximum deviation 6 . 5 ~  for standard 
- 
d i s t r i bu t i on  of access time p-channel devices. 
should be  t i g h t  f o r  a given 
l o t  : over 50% within  +10% Output 0 and 1 Voltages -maxiam 
deviation from a n o m i n ~ l  degradat ion +20$. 
- 
maximum value. 
Power Drain-maximum changes -30% 
Clock Propagation Delay. 
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TABLE 10-5. Bipolar S t a t i c  Sh i f t  Registers-Package Test 
up t o  1 ,u A i s  acceptable. 
Output log ic  0,  logic  1-under 
maximum load a t  f h in  and ihzax. Input Logic 0. 
Check t he  l e v e l s  ( f o r  b ipo la r  only) 
Clock Propagation Delay. 
Repeti t ion Rate. 
Input Load Current. 
Input log ic  1- nominally e onst an t  at 
specif ied l eve l .  




TABLE 10-6. Bipolar Random Acces s Memories- Package Test 
FLINCT IONAL PERFOFU4AI'TCE RELIABILITY PERFO~~IANCE 
' A l l  Inputs loq ic  0 ,  l o s i c  1- 
under worst case inpa t  conditions: 
degrade the  pulse width and axpl i -  
tude by 50%. Use maximum delay 
between clock pulses  ( fh in )  . 
Check log ic  a t  maximum repe t i t i on  
r a t e  ( fhax) . Check t h e  l e v e l s  
( f o r  b5 polar  only) . 
A l l  Outputs log ic  0 ,  log ic  1- 
under maximum load a t  fh in  and 
fiax. Check t he  l e v e l s  ( f o r  
b ipo la r  only) . 
I Read-Write Cycle Tke. 
Access Time -dis t r ibut ion of  ac- 
cess time should be t i g h t  f o r  a 
given l o t :  over 50% within  +lo% 
deviation from a nominal. max&um 
value. 
Power Per B i t .  
Input Leakage Current - 
- 
a t  inputs  including clock and power 
leads  a t  elevated temperatures, A 
100% change up t o  1 JLIA i s  aece?table, 
Output Le &age Current - is  r e l a t i ve ly  
small. Degradation up t o  10% i s  ae- 
captable.  
Input log ic  0. 
Input log ic  1 - nsminally eonst ant a t  
specif ied l e v e l  
Output 0 and 1 Voltages -rnaxim.~;~m de - 
gradation +lo% 
- 
Clock Amplitude - at worst case loading 
condition. 
Power Drain-maximum change +-3(3$ at 
12 5OC 
Maximum Supply Current. 
TABLE 13-7. Bipolar Read- Only Memories- Package Test 
FUNCTIONAL PERFORV4NC E REZIABILITY FERFOPdwCE 
A l l  Inputs log ic  0 ,  lo,gic l- 
under worst case input conditions : 
degrade t he  pulse width and ampli- 
tude by 50%. Use maximum delay 
between clock pulses (fmin) . 
Check log ic  at maximum r epe t i t i on  
r a t e  (fmax) . Check t he  l e v e l s  
( f o r  b ipo la r  only) . 
A l l  Outputs l og i c  0 ,  log ic  1- 
under maximum load a t  ~Znin and 
fkaax. Check t h e  l e v e l s  ( f o r  
b ipo la r  only). 
Access T i m e d i s t r i b u t i o n  of  
access t i n e  should be t i g h t  f o r  
a given l o t :  over 50% within  
+lo% deviation from a nominal 
maximum value. 
I Input Load Current. I Power Per B i t .  
- I I 
at inpu-cs including clock and potl-er j l eads  a t  elevated temperatures, A 
100% change up t o  1 FA i s  acceptable, I B 
I O u t ~ u t  Leakage Current - i s  xe l a t  ive  ly i 
small. Degradation up t o  i s  1 
accept able.  1 I 
Input l og i c  0. i I 
Input logic  1 - nominally eonst ant at 
s p c i f  ied  l e v e l  
Output 0 and 1 Voltages -maxirzm 
degradation. 
Power Drain-maximum change 330% a t  
1 2 5 O c .  
11. LSI TEST SYSTEfd GUIDELIhTS 
This section describes general requirenects f o r  a high r e l i a b i l i t y  
LSI t e s t  system designed t o  accomplish zl. l  of the t e s t  objectives pre-- 
viously se t  for th i n  Section 7-2. A conprehensive LSI t e s t e r  i s  inher- 
ent ly expensive and therefore must have long t e r n  expansion capabil i t ies .  
This w i l l  allow the systen t o  stay abreast of LSI device tecbaology and be 
conservatively amortized. 
The basic t e s t  objectives include the capabili ty t o  automatically a c e m -  
p l i sh  the  following t e s t s  under computer control. 
Functional tes t ing  
e DC parametric tes t ing  
e AC paranetric tes t ing  
?.%is t e s t ing  i s  t o  be perforned on XOS and bipolar  devices and enphasis 
w i l l  be on an MOS t e s t  system with bipolar adaptive c a p b i l i t y .  The MOS 
t e s t  capabili ty should include p-channel, n-channel and Complement%r;ir MOS 
(CMOS) technologies. Testing i s  t o  be accomplished on the wafer l eve l  
(64 pins) and package l eve l  (72 pins eqm-dable) and multiplexing t o  
a l l o w  operation of s e v e r d  s ta t ions  i s  mmdatory. All pin assigments 
(input, output, clock, paver etc . )  should be programable, The %ester  
m u s t  be capable of envirornental t e s t ing  over the  temperature range -55'~ 
t o  125'~ on %lie finished package and vnbient t o  1 2 5 ' ~  a t  the  wafer l eve l  and 
these conditions ( ~ i ~ h  or  l o w  temperzture) should be programmable, The 
system must provide operator/tester interfacing and data logging e?+pabil.ity, 
Feripheral requirements shouid include a s  a minimum: 
Teletypewriter (ASR 33). . .For operator/tester cormnunica-tion 
o High Speed Printer .  . . . . . . .For data p r in t  out 
o Magnetic Tape 110. . . . . . . . .For t e s t  inputs and data logging ou%pu% 
g Additional Memory.. . . . . .. .Allows expansion of t e s t  capabi l i ty  
( DISC ) 
The functional t e s t  ra te  should be variable from 100 Hz t o  a t l e a s t  2 NHz 
and data pat terns  should be expandable t o  1024 b i t s .  This word length can 
be accomplished by r eg i s t e r  chaining o r  by using random access n a o r i e s .  
S ixphase  clocking i s  required with a 50 nanosecond desirable resolv.tjon, 
- 
DC Parmetr ic  t e s t i n g  capabi l i ty  should allow: 
o + 75v voltage force and measure 
- 
o + 75ma current force and measure 
- 
e 1 v/ns slew ra te  
For AC t e s t ing  the t e s t e r  should be capable of switching time measurements 
over a 100 Hz t o  2 MHz range with an accuracy of 0.5%. f ina l ly ,  
the system should u t i l i z e  high l e v e l  procedure oriented software fo r  ma- 
imum programing f l e x i b i l i t y  . 
12. FUTIJRE WORK 
A l o g i c a l  extension of  t h i s  work would be a hardware-oriented reliability 
study of  LSI devices i n  wafer and package form. This study would be an 
empirical  v e r i f i c a t i o n  of t'ne t e s t  techniques and t e s t  philosophy @ide- 
l i n e s  s e t  f o r t h  herein  and would serve a s  f'uture documentation 
of the r e s u l t s  obtained t o  date.  The study would saanple wafer and f i n a l  
package l o t s  from major manufacturers of b ipo l a r  and MOS LSI. The devices 
would be subject  t o  e l e c t r i c a l  ( m c t i o n a l  and t e s t s  at temper- 
a tu re  extremes. Devices would be fully t r aceab le  and all t e s t  data would 
be da ta  logged. E l e c t r i c d  t e s t s  would be performed according to 
recommendations developed i n  t h i s  report .  

